

09-20-00

A

FISH & RICHARDSON P.C.

4350 La Jolla Village Drive
Suite 500
San Diego, California
92122

September 18, 2000

Telephone
858 678-5070

Facsimile
858 678-5099

Web Site
www.fr.com

Attorney Docket No.: 10559/348001/P9836

Box Patent Application
Commissioner for Patents
Washington, DC 20231

Presented for filing is a new original patent application of:

Applicant: JAMES A. McCALL, RANDY M. BONELLA, JOHN B. HALBERT,
JIM M. DODD AND CHUNG LAM

Title: BUFFERING DATA TRANSFER BETWEEN A CHIPSET AND
MEMORY MODULES

Enclosed are the following papers, including those required to receive a filing date
under 37 CFR 1.53(b):

	Pages
Specification	8
Claims	6
Abstract	1
Declaration	[To be Filed at a Later Date]
Drawing(s)	5

Enclosures:
— Postcard.

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL558602904US

I hereby certify under 37 CFR §1.10 that this correspondence is being
deposited with the United States Postal Service as Express Mail Post
Office to Addressee with sufficient postage on the date indicated below
and is addressed to the Commissioner for Patents, Washington,
D.C. 20231.


September 18, 2000
Date of Deposit

Signature

Derek Norwood

Typed or Printed Name of Person Signing Certificate

09/18/00



Federick P. Fish
1855-1930

W.K. Richardson
1859-1951



BOSTON

DALLAS

DELAWARE

NEW YORK

SAN DIEGO

SILICON VALLEY

TWIN CITIES

WASHINGTON, DC

09/18/00

Jc542 U.S. PTO
09/666489

09/18/00

Variable	Mean		SD		t		p	
	Control	Intervention	Control	Intervention	Control	Intervention	Control	Intervention
Age	21.5	21.5	1.5	1.5	0.0	0.0	1.000	1.000
Gender	100	100	0	0	0.0	0.0	1.000	1.000
Marital status	100	100	0	0	0.0	0.0	1.000	1.000
Religion	100	100	0	0	0.0	0.0	1.000	1.000
Education	100	100	0	0	0.0	0.0	1.000	1.000
Occupation	100	100	0	0	0.0	0.0	1.000	1.000
Income	100	100	0	0	0.0	0.0	1.000	1.000
Health status	100	100	0	0	0.0	0.0	1.000	1.000
Family size	100	100	0	0	0.0	0.0	1.000	1.000
Parental education	100	100	0	0	0.0	0.0	1.000	1.000
Parental occupation	100	100	0	0	0.0	0.0	1.000	1.000
Parental income	100	100	0	0	0.0	0.0	1.000	1.000
Parental health status	100	100	0	0	0.0	0.0	1.000	1.000
Parental family size	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental education	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental occupation	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental income	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental health status	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental family size	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental education	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental occupation	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental income	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental health status	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental family size	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental education	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental occupation	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental income	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental health status	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental family size	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental education	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental occupation	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental income	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental health status	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental family size	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental parental education	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental parental occupation	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental parental income	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental parental health status	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental parental family size	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental parental parental education	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental parental parental occupation	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental parental parental income	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental parental parental health status	100	100	0	0	0.0	0.0	1.000	1.000
Parental parental parental parental parental parental parental family size	100	100	0	0	0.0	0.0</		

Commissioner for Patents
September 18, 2000
Page 2

Basic filing fee	\$0
Total claims in excess of 20 times \$18	\$0
Independent claims in excess of 3 times \$78	\$0
Fee for multiple dependent claims	\$0
Total filing fee:	\$0

Under 37 CFR §1.53(f), no filing fee is being paid at this time.

If this application is found to be incomplete, or if a telephone conference would otherwise be helpful, please call the undersigned at (858) 678-5070.

Kindly acknowledge receipt of this application by returning the enclosed postcard.

Please send all correspondence to:

SCOTT C. HARRIS
Fish & Richardson P.C.
PTO Customer No. 20985
4350 La Jolla Village Drive, Suite 500
San Diego, CA 92122

Respectfully submitted,

for *Scott C. Harris* Reg No. 42791
Reg. No. 32,030
Enclosures
SCH/nsg
10054087.doc

TITLE: BUFFERING DATA TRANSFER BETWEEN A CHIPSET
AND MEMORY MODULES

APPLICANT: JAMES A. McCALL, RANDY M. BONELLA, JOHN B.
HALBERT, JIM M. DODD AND CHUNG LAM

Derek Norwood
Typed or Printed Name of Person Signing Certificate

BUFFERING DATA TRANSFER BETWEEN A CHIPSET AND MEMORY MODULES**BACKGROUND**

5 The present disclosure relates to providing data buffers in an interface between a chipset and memory modules.

10 Computer systems often contain one or more integrated circuit (IC) chips that are coupled to memory modules using a memory interface. These IC chips may be controllers referred to as chipsets. The memory interface provides communication between the IC chipset (e.g. the CPU) and the memory modules. The memory interface may contain address bus lines, command signal lines, and data bus lines. Increasing demand for higher computer performance and capacity has resulted in a demand for a larger and faster memory. However, as the operating speed and the number of memory modules connected to the chipset increase, the increased capacitive loading may place substantial limit on the amount and speed of memory.

20 Prior art designs, such as a registered dual in-line memory module (DIMM), have addressed the above-described difficulties by providing an address/command buffer in the address bus lines and the command signal lines to relieve the capacitive loading effects. Karabatsos (U.S. Patent No.

5,953,215) describes a loading relief design for the data bus lines by providing FET switches in the interface between the chipset and the memory modules.

BRIEF DESCRIPTION OF THE DRAWINGS

Different aspects of the disclosure will be described in reference to the accompanying drawings wherein:

FIG. 1 shows a prior art design of an interface between a chipset and memory modules;

FIG. 2 illustrates an embodiment of an interface having a plurality of data buffers disposed between the chipset and the memory modules;

FIG. 3 shows a layout configuration of a data buffer;

FIG. 4 is a front view of the interface showing the details of memory boards having the memory modules; and

FIG. 5 shows a process for buffering the data passed between the chipset and the memory modules.

DETAILED DESCRIPTION

The inventors of the present disclosure recognized that none of the prior art designs offer isolation of supply voltages and interfaces coupled to the chipset and the memory modules. Buffering the address and command lines relieves the capacitive loading effects, while providing the

FET switches in the data lines offers a loading relief on those lines. However, neither design provides electrical isolation between the chipset and the memory data.

The differences in fabrication process between the
5 chipset and the memory modules place additional burdens on the computer system design. For example, oxides on a memory chip are designed to be thick to provide capacitors with good retention characteristic. Thick oxides also keep leakage current low. However, a higher voltage (on the
10 order of about 1.2 to 1.8 volts) must be supplied to build conducting channels beneath the oxides. The Central Processing Unit (CPU) or application-specific integrated circuit (ASIC) design fabrication process on the chipset side, on the other hand, promotes thinner oxides providing
15 faster transistors. Therefore, the chipset may be operated at a lower voltage, typically less than 1.0 volt.

The present disclosure describes methods and systems for buffering data transfer between a chipset and memory modules. The method includes providing and configuring at
20 least one buffer provided in an interface between a chipset and memory modules. The buffer allows the interface to be split into first and second sub-interfaces. The first sub-interface is between the chipset and the buffer. The second sub-interface is between the buffer and the memory modules.
25 The buffer is configured to latch the data being transferred

between the chipset and the memory modules. The first and second sub-interfaces operate independently but synchronized with each other.

Buffering provides isolation of voltages and interfaces coupled to each of the chipset and the memory modules. The isolation of voltages allows the chipset to be operated with only a low operating voltage, which substantially precludes the need for the chipset to have a higher voltage common with a memory supply voltage. The memory module is then allowed to operate at voltages appropriate for its own operational purpose. The voltages may be independent of the operating voltage at the connecting system (chipset).

The isolation of the interfaces allows the inherently faster chipset interface to run at higher multiples of the memory interface rate. For example, the chipset to data buffer interface may run at twice the rate of the buffer to memory interface. This may allow the chipset to operate at twice the rate and access the same amount of data with half the number of data bus lines or pins. This provides computer system designers with a flexibility of utilizing a wider range of memory types and interfaces for a particular computer system. Further, by providing a data buffer on the memory module itself, the memory interface may be simplified by providing a short, fixed length stubs from the buffer to the memory module. In some configurations, the data buffer

may be provided on the same motherboard as the chipset. An advantage provided by the electrical isolation that leads to the reduction in the number of pin count is illustrated in the design comparison between FIGS. 1 and 2.

5 In the prior art design 100 of FIG. 1, the interface 108 between the chipset 102 and the memory modules 104 is unbuffered. In some embodiments, the memory modules 104 may be individually mounted on memory boards 106 as shown. In other embodiments, the memory modules 104 may be soldered
10 directly onto the same motherboard as the chipset 102.

In the prior art design 100, the chipset 102 is configured to receive two supply voltages, 1.0 volt (low) and 1.5 volts (high). The high voltage is necessary on the chipset side to provide compatible driving voltage on the
15 memory interface 108. Further, the pin count on the chipset 102 may be designed to be 2x in order to provide a particular memory access rate or frequency, such as ω .

In the illustrated embodiment 200 of FIG. 2, a plurality of data buffers 206 are disposed in the memory
20 interface between the chipset 202 and the memory modules 204 to provide electrical isolation. For the illustrated embodiment, a multidrop bus 208 provides the interface between the chipset 202 and the data buffers 206. The interface between the chipset 202 and the data buffers 206

may be run at the same data access rate or frequency (ω) as before, but with half the pin count (x) of the prior art design. The interface between the data buffers 206 and the memory modules 204 still has $2x$ number of pins to provide
5 the same data access rate as before. In practice, x is often selected to be 16 or 32. Moreover, the chipset 202 is configured to operate with only the low voltage (1.0 volt) as shown. The memory modules 204 are operated with only the high voltage (1.5 volts).

10 In the illustrated embodiment of FIG. 2, the data buffer 206 is provided on the same memory board 210 as the memory module 204. However, the data buffer 206 may be provided on the motherboard containing the chipset 202.

FIG. 3 shows a layout configuration of a data buffer
15 300, similar to the data buffer 206 of FIG. 2, in accordance with an embodiment of the present disclosure. The data buffer 300 includes three portions 302, 304, 306. The first portion 302 is a chipset input/output (I/O) port configured to send and receive data to and from the chipset through the
20 multidrop bus 208. The first portion 302 operates at the same voltage (< 1.0 volts) as the chipset. This allows compatibility of interface between the chipset and the data buffer 300. The second portion 304 is a core data path logic portion allowing for buffering of data between the

chipset and the memory module. The third portion 306 is a memory I/O port configured to send and receive data to and from the memory module. The third portion 306 operates at the same nominal voltage as the memory module (between 1.2 and 1.8 volts).

FIG. 4 is a front view of the memory interface showing the details of the memory boards 402, and highlighting the connections to the data buffers 404. The front view of the memory interface shows the isolation of the memory modules 406 from the chipset 408. With separation of the address and data bus lines shown, the reduction in the pin count can be ascertained. The memory modules in this and other embodiments may be of any memory types. However, in particular, the memory modules may be dynamic random access memories (DRAM), double data rate (DDR) DRAM, or quad data rate (QDR) DRAM. The quad data rate DRAM may be achieved by providing a pin count of 4x in the second sub-interface between the buffer and the memory module, and operating the first sub-interface between the buffer and the chipset at 4 times the rate of the second sub-interface (see FIG. 2).

FIG. 5 shows a process for buffering the data passed between the chipset and the memory modules to provide isolation of voltages and interfaces. The method includes providing at least one buffer in an interface between a

chipset and memory modules at 500. The buffers allow the memory interface to be split into two interfaces. The first interface is between the chipset and the buffers. The second interface is between the buffers and the memory modules. The at least one buffer is then configured to properly latch the data at 502. This allows the first and second interfaces to operate independently but in sync with each other.

While specific embodiments of the invention have been illustrated and described, other embodiments and variations are possible. For example, although the figures show data buffers providing double (i.e. factor = 2) the memory data access rate for a particular number of pin counts, the factor may be any feasible number that affords increased data access rate.

All these are intended to be encompassed by the following claims.

What is claimed is:

1. A method, comprising:

providing at least one buffer in an interface between a chipset and memory modules, said at least one buffer allowing the interface to be split into first and second sub-interfaces, where the first sub-interface is between the chipset and the at least one buffer, and the second sub-interface is between the at least one buffer and the memory modules; and

configuring said at least one buffer to properly latch the data being transferred between the chipset and the memory modules, such that the first and second sub-interfaces operate independently but in synchronization with each other.

2. The method of claim 1, wherein said providing said at least one buffer isolates the first and second sub-interfaces in such a manner that the first sub-interface is operated at different voltage level than the second sub-interface.

3. The method of claim 2, wherein an operating voltage level of said first sub-interface is less than 1.0 volt.

4. The method of claim 2, wherein an operating voltage level of said second sub-interface is between 1.2 and 1.8 volts.

1 5. The method of claim 1, wherein said providing said at
2 least one buffer isolates the first and second sub-interfaces in
3 such a manner that the first sub-interface is operated at higher
4 frequency than the second sub-interface.

1 6. The method of claim 5, wherein said first sub-interface
2 is operated at twice the frequency of the second sub-interface.

1 7. The method of claim 6, wherein a number of data lines
2 in said first sub-interface is half that of a number of data
3 lines in said second sub-interface.

1 8. The method of claim 1, wherein said at least one buffer
2 are provided on a same memory board as the memory modules
3 corresponding to said at least one buffer.

1 9. The method of claim 1, wherein said chipset is provided
2 on a motherboard.

1 10. The method of claim 1, wherein said interface between
2 the chipset and the memory modules is a multidrop bus.

1 11. The method of claim 1, wherein each of said memory
2 modules includes dynamic random access memory (DRAM).

1 12. The method of claim 1, wherein each of said memory
2 modules includes double data rate (DDR) DRAM.

1 13. The method of claim 1, wherein each of said memory
2 modules includes quad data rate (QDR) DRAM.

1 14. A method, comprising:

2 providing at least one buffer in an interface between a
3 chipset and memory modules, said at least one buffer allowing the
4 interface to be split into first and second sub-interfaces, where
5 the first sub-interface is between the chipset and the at least
6 one buffer, and the second sub-interface is between the at least
7 one buffer and the memory modules, said at least one buffer
8 isolates the first and second sub-interfaces in such a manner
9 that the first sub-interface is operated at different voltage
10 level than the second sub-interface, and the first sub-interface
11 is operated at higher frequency than the second sub-interface;
12 and

13 configuring said at least one buffer to properly latch the
14 data being transferred between the chipset and the memory
15 modules, such that the first and second sub-interfaces operate
16 independently but in synchronization with each other.

1 15. The method of claim 14, wherein said providing said at
2 least one buffer isolates the first and second sub-interfaces in
3 such a manner that the first sub-interface is operated at
4 different voltage level than the second sub-interface.

1 16. The method of claim 14, wherein said providing said at
2 least one buffer isolates the first and second sub-interfaces in
3 such a manner that the first sub-interface is operated at higher
4 frequency than the second sub-interface.

1 17. A method, comprising:

2 isolating a memory interface between a chipset and memory
3 modules, where said isolating divides the memory interface into
4 first and second sub-interfaces; and

5 configuring said first and second sub-interfaces to properly
6 transfer data between the chipset and the memory modules, such
7 that the first and second sub-interfaces operate independently
8 but in synchronization with each other,

9 wherein said first and second sub-interfaces are configured
10 in such a manner that the first sub-interface is operated at
11 different voltage level and at higher frequency than the second
12 sub-interface.

1 18. The method of claim 17, wherein an operating voltage
2 level of said first sub-interface is less than 1.0 volt, and an
3 operating voltage level of said second sub-interface is between
4 1.2 and 1.8 volts.

1 19. The method of claim 17, wherein said first sub-
2 interface is operated at twice the frequency of the second sub-
3 interface, and a number of data lines in said first sub-interface
4 is half that of a number of data lines in said second sub-
5 interface.

1 20. A system, comprising:

2 a memory interface between a chipset and at least one memory
3 module; and

4 at least one buffer disposed in said memory interface to
5 divide said memory interface into first and second sub-
6 interfaces,

7 where said first and second sub-interfaces are configured in
8 such a manner that the first sub-interface is operated at
9 different voltage level and at higher frequency than the second
10 sub-interface.

1 21. The system of claim 20, wherein an operating voltage
2 level of said first sub-interface is less than 1.0 volt, and an
3 operating voltage level of said second sub-interface is between
4 1.2 and 1.8 volts.

ABSTRACT

Buffering data transfer between a chipset and memory modules is disclosed. The disclosure includes providing and configuring at least one buffer. The buffers are provided in an interface between a chipset and memory modules. The buffers allow the interface to be split into first and second sub-interfaces. The first sub-interface is between the chipset and the at least one buffer. The second sub-interface is between the at least one buffer and the memory modules. The buffers are then configured to properly latch the data being transferred between the chipset and the memory modules. The first and second sub-interfaces operate independently but in synchronization with each other.

10053737.DOC




FIG. 1
(PRIOR ART)




FIG. 2

DATA TO MEMORY
MODULE

300




FIG. 3

FIG. 1 is a block diagram of a dual-channel memory architecture. A CHIPSET (408) is connected to two memory channels (402 and 404). Each channel contains four memory modules (406), an ADDRESS/COMMAND block, and two DATA BUFFER blocks. The CHIPSET is connected to an ADDRESS BUS and a DATA BUS. The ADDRESS BUS connects to the ADDRESS/COMMAND blocks in both channels. The DATA BUS connects to the DATA BUFFER blocks in both channels. Arrows indicate the direction of data flow.

FIG. 4

START

500

502

END

FIG. 5